

MICRO DIMM SDRAM MODULE

MT4LSDT864W MT4LSDT1664W

For the latest data sheet, please refer to the Micron Web site: www.micron.com/datasheets

FEATURES

- JEDEC-standard, PC100, PC133, 144-pin, MICRO DIMM
- Utilizes 125 MHz and 133 MHz SDRAM components
- 64MB (8 Meg x 64), 128MB (16 Meg x 64)
- Single $+3.3V \pm 0.3V$ power supply
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge and Auto Refresh Modes
- Self Refresh Mode: Standard and Low Power
- 64MB module: 64ms, 4,096-cycle refresh; 128MB module: 64ms, 8,192-cycle refresh.
- LVTTL-compatible inputs and outputs
- Serial Presence-Detect (SPD)

OPTIONS MARKING

 Self Refresh Current 	
Standard	None
Low power	L
• Package	
144-pin MICRO DIMM (gold	d) G
• Frequency/CAS Latency	
133 MHz/CL = 2	-13E
133 MHz/CL = 3	-133
100 MHz/CL = 2	-10E


DEVICE TIMING

Module Markings	PC100 CL - 'RCD - 'RP	PC133 CL - ¹RCD - ¹RP
-13E	2 - 2 - 2	2 - 2 - 2
-133	2 - 2 - 2	3 - 3 - 3
-10E	2 - 2 - 2	NA

ADDRESS TABLE

	MT4LSDT864W	MT4LSDT1664W
Refresh Count	4K	8K
Device Banks	4 (BA0, BA1)	4 (BA0, BA1)
Row Addressing	4K (A0-A11)	8K (A0-A12)
Column Addressing	512 (A0-A8)	512 (A0–A8)
Module Banks	1 (S0)	1 (50)
Base Part Configuration	8 Meg x 16	16 Meg x 16

PIN ASSIGNMENT (Front View) 144-Pin MICRO DIMM



PIN	FRONT	PIN	BACK	PIN	FRONT	PIN	BACK
1	Vss	2	Vss	73	NC	74	NC
3	DQ0	4	DQ32	75	Vss	76	Vss
5	DQ1	6	DQ33	77	NC	78	NC
7	DQ2	8	DQ34	79	NC	80	NC
9	DQ3	10	DQ35	81	V _{DD}	82	VDD
11	VDD	12	VDD	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	Vss	92	Vss
21	Vss	22	Vss	93	DQ20	94	DQ52
23	DQM0	24	DQM4	95	DQ21	96	DQ53
25	DQM1	26	DQM5	97	DQ22	98	DQ54
27	VDD	28	VDD	99	DQ23	100	DQ55
29	A0	30	A3	101	VDD	102	VDD
31	A1	32	A4	103	A6	104	A7
33	A2	34	A5	105	A8	106	BA0
35	Vss	36	Vss	107	Vss	108	Vss
37	DQ8	38	DQ40	109	A9	110	BA1
39	DQ9	40	DQ41	111	A10	112	A11
41	DQ10	42	DQ42	113	VDD	114	VDD
43	DQ11	44	DQ43	115	DQM2	116	DQM6
45	VDD	46	VDD	117	DQM3	118	DQM7
47	DQ12	48	DQ44	119	Vss	120	Vss
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	Vss	56	Vss	127	DQ27	128	DQ59
57	NC	58	NC	129	VDD	130	V _{DD}
59	NC	60	NC	131	DQ28	132	DQ60
61	CK0	62	CKE0	133	DQ29	134	DQ61
63	VDD	64	VDD	135	DQ30	136	DQ62
65	RAS#	66	CAS#	137	DQ31	138	DQ63
67	WE#	68	NC	139	Vss	140	Vss
69	S0#	70	NC / A12	141	SDA	142	SCL
71	NC	72	NC	143	V _{DD}	144	VDD

NOTE: Pin 70 is a no connect (NC) for MT4LSDT864W. For MT4LSDT1664W, pin 70 is address input A12.



PART NUMBERS


PART NUMBER	CONFIGURATION	VERSION
MT4LSDT864WG-13E	8 Meg x 64	133 MHz, CL = 2
MT4LSDT864WG-133	8 Meg x 64	133 MHz, CL = 3
MT4LSDT864WG-10E	8 Meg x 64	100 MHz, CL = 2
MT4LSDT864LWG-13E	8 Meg x 64*	133 MHz, CL = 2
MT4LSDT864LWG-133	8 Meg x 64*	133 MHz, CL = 3
MT4LSDT864LWG-10E	8 Meg x 64*	100 MHz, CL = 2
MT4LSDT1664WG-13E	16 Meg x 64	133 MHz, CL = 2
MT4LSDT1664WG-133	16 Meg x 64	133 MHz, CL = 3
MT4LSDT1664WG-10E	16 Meg x 64	100 MHz, CL = 2
MT4LSDT1664LWG-13E_	16 Meg x 64*	133 MHz, CL = 2
MT4LSDT1664LWG-133_	16 Meg x 64*	133 MHz, CL = 3
MT4LSDT1664LWG-10E_	16 Meg x 64*	100 MHz, CL = 2

NOTE: The designators for component and PCB revision are the last two characters of each part number. Consult factory for current revision codes. Example: MT4LSDT864LG-10EB1.


GENERAL DESCRIPTION

Micron[®] MT4LSDT864(L)W MT4LSDT1664(L)W are high-speed CMOS, dynamic random-access, 64MB and 128MB memory modules, organized in a x64 configuration. These modules use SDRAMs that are internally configured as quad-bank DRAMs with a synchronous interface (all signals are registered on the positive edge of the clock signal CKO). Read and write accesses to the SDRAM modules is burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BAO, BA1 select the device bank, A0-A11 select the device row for the 64MB module; A0-A12 for the 128MB module). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

These modules provide for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed device row precharge that is initiated at the end of the burst sequence. These modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the device column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one



PRIMARY SIDE



SECONDARY SIDE

device bank while accessing the alternate device bank will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

These modules are designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs, outputs and clocks are LVTTL-compatible.

SDRAM modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between device banks in order to hide precharge time, and the capability to randomly change device column addresses on each clock cycle during a burst access. For more information regarding SDRAM operation, refer to the 128Mb and 256Mb data sheets.


SERIAL PRESENCE-DETECT OPERATION


These modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals.

^{*}Low power option.




FUNCTIONAL BLOCK DIAGRAM MT4LSDT864(L)W and MT4LSDT1664(L)W







V_{DD} → SDRAMs U1, U2, U3, U4 Vss → SDRAMs U1, U2, U3, U4

NOTE: All resistor values are 10 ohms unless otherwise noted.







U1, U2, U3, U4 = MT48LC8M16A2TG SDRAMs for 64MB module
U1, U2, U3, U4 = MT48LC16M16A2TG SDRAMs for 128MB module



PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S0#) define the command being entered.
	СК0	Input	Clock: CKO is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. CK also increments the internal burst counter and controls the output registers.
	CKE0	Input	Clock Enable: CKE0 activates (HIGH) and deactivates (LOW) the CK0 signal. Deactivating the clock provides POWER-DOWN and SELF REFRESH operation (all device banks idle) or CLOCK SUSPEND operation (burst access in progress). CKE0 is synchronous except after the device enters power-down and self refresh modes, where CKE0 becomes asynchronous until after exiting the same mode. The input buffers, including CK0, are disabled during power-down and self refresh modes, providing low standby power.
	S0#	Input	Chip Select: S0# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S0# is registered HIGH. S0# is considered part of the command code.
	DQMB0-DQMB7	Input	Input Mask: DQMB is an input mask signal for write accesses. Input data is masked when DQMB is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (after a two-clock latency) when DQMB is sampled HIGH during a READ cycle.
	BAO, BA1	Input	Bank Address: BA0 and BA1 define to which device bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0 is also used to program the twelfth bit of the Mode Register.
,	A0-A11 (64MB) A0-A12 (128MB)	Input	Address Inputs: A0-A11/A12 are sampled during the ACTIVE command (row-address A0-A11/A12) and READ/WRITE command (column-address A0-A8, with A10 defining auto precharge) to select one location out of the memory array in the respective devices bank. A10 is sampled during a PRECHARGE command to determine if all device banks are to be precharged (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
	DQ0-DQ63	Input/Output	Data I/Os: Data bus.
	SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
	VDD	Supply	Power Supply: +3.3V ±0.3V.



PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
	Vss	Supply	Ground.
	NC	_	Not Connected: These pins are not connected on these modules.



SDRAM FUNCTIONAL DESCRIPTION

In general, the 128Mb (8 Meg x 16) and 256Mb SDRAM (16 Meg x 16) memory devices used for these modules are quad-bank DRAMs, that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). The four banks of a x16, 128Mb device are each configured as 4,096 bit-rows, by 512 bit-columns, by 16 input/output bits. The four banks of a x16, 256Mb device are configured as 8,192 bit-rows by 512 bit columns, by 16 input/output bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed BAO and BA1 select the device bank, AO-A11 (for 64MB), or AO-A12 (for 128MB), select the device row. The address bits AO-A8, registered coincident with the READ or WRITE command are used to select the starting device column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All device banks must then be precharged, thereby placing the device in the all device banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

Mode Register Definition MODE REGISTER

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Mode Register Definition Diagram. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use.

Address A12 (M12) is undefined but should be driven LOW during loading of the mode register.

The mode register must be loaded when all device banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.


When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached, as shown in the Burst Definition Table The block is uniquely selected by A1-A8 when the burst length is set to two; A2-A8 when the burst length is set to four; and by A3-A8 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached, as shown in the Burst Definition Table.



Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in the Burst Definition Table.



Mode Register Definition Diagram

Burst Definition Table

Burst	Starti	ng Co	olumn	Order of Accesses Within a Burst		
Length	A	ddre	ss	Type = Sequential	Type = Interleaved	
			Α0			
2			0	0-1	0-1	
			1	1-0	1-0	
		A1	A0			
		0	0	0-1-2-3	0-1-2-3	
4		0	1	1-2-3-0	1-0-3-2	
		1	0	2-3-0-1	2-3-0-1	
		1	1	3-0-1-2	3-2-1-0	
	A2	A1	A0			
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	
Full	n	= A0-	Δ8	Cn, Cn+1, Cn+2		
Page	' ' ' ' '		-	Cn+3, Cn+4	Not supported	
-	(100	ation	∪ -y)	Cn-1,	ivot supported	
(y)				Cn		

NOTE: 1. For full-page accesses: y = 512

- For a burst length of two, A1-A8 select the block of two burst; A0 selects the starting column within the block.
- 3. For a burst length of four, A2-A8 select the block of four burst; A0-A1 select the starting column within the block.
- 4. For a burst length of eight, A3-A8 select the block of eight burst; A0-A2 select the starting column within the block.
- 5. For a full-page burst, the full row is selected and A0-A8 select the starting column.
- 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- For a burst length of one, A0-A8 select the unique column to be accessed, and Mode Register bit M3 is ignored.





CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. The DQ will start driving as a result of the clock edge one cycle earlier (n+m-1), and provided that the relevant access times are met, the data will be valid by clock edge n+m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQ will start driving after T1 and the data will be valid by T2, as shown in the CAS Latency Diagram. The CAS Latency Table indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.





CAS Latency Diagram

Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

CAS Latency Table

	ALLOWABLE OPERATING FREQUENCY (MHz)					
SPEED	CAS CAS LATENCY = 2 LATENCY = 3					
-13E	≤ 133	≤ 143				
-133	≤ 100	≤ 133				
-10E	≤ 100	≤ 125				



Commands

The Truth Table provides a quick reference of available commands. This is followed by a written description of each command. For a more detailed description

of commands and operations refer to the 128Mb or 256Mb SDRAM datasheets.

TRUTH TABLE - SDRAM Commands and DQMB Operation

(Note: 1, notes appear below table)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DQMB	ADDR	DQs	NOTES
COMMAND INHIBIT (NOP)	Н	Х	Х	Χ	Х	Х	Χ	
NO OPERATION (NOP)	L	Н	Н	Η	Х	X	Χ	
ACTIVE (Select bank and activate row)	L	L	Н	Н	Х	Bank/Row	Х	3
READ (Select bank and column, and start READ burst)	L	Н	L	Н	L/H ⁸	Bank/Col	Χ	4
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	L/H ⁸	Bank/Col	Valid	4
BURST TERMINATE	L	Н	Н	L	Х	Х	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Χ	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	Х	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Х	Op-Code	Х	2
Write Enable/Output Enable	_	_	_	_	L	_	Active	8
Write Inhibit/Output High-Z	_	_	_	_	Н	_	High-Z	8

NOTE: 1. CKE is HIGH for all commands shown except SELF REFRESH.

- 2. A0-A11 (64MB), A0-A12 (128MB) define the op-code written to the Mode Register, and should be driven low.
- 3. A0-A11 (64MB), A0-A12 (128MB) provide device row address. BA0, BA1 determine which device bank is made active.
- 4. A0-A8 provide device column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which device bank is being read from or written to.
- 5. A10 LOW: BA0, BA1 determine which device bank is being precharged. A10 HIGH: both device banks are precharged and BA0, BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).



64MB, 128MB (x64) 144-PIN SDRAM MICRO DIMM

ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD, VDDQ Supply
Relative to Vss1V to +4.6V
Voltage on Inputs, NC or I/O Pins
Relative to Vss1V to +4.6V
Operating Temperature,
T_A 0°C to +70°C
Storage Temperature (plastic)55°C to +150°C
Power Dissipation 4W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 5, 6; notes appear following parameter tables); (VDD, VDDQ = $\pm 3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	VDD, VDDQ	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs	Vih	2	VDD + 0.3	V	22
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-0.3	0.8	V	22
INPUT LEAKAGE CURRENT: Any input $0V \le V_{IN} \le V_{DD}$ (All other pins not under test = $0V$)	lı	-20	20	μΑ	
OUTPUT LEAKAGE CURRENT: DQ pins are disabled; $0V \le V_{DD}Q$	loz	-5	5	μΑ	
OUTPUT LEVELS:	Vон	2.4	_	٧	
Output High Voltage (Iout = -4mA) Output Low Voltage (Iout = 4mA)	Vol	_	0.4	٧	



IDD SPECIFICATIONS AND CONDITIONS*: 64MB MODULE

(Notes: 1, 6, 11, 13; notes appear following parameter tables)

 $(V_{DD}, V_{DD}Q = +3.3V \pm 0.3V)$

				IVIAA			
PARAMETER/CONDITION	SYMBOL	-13E	-133	-10E	UNITS	NOTES	
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; ^t RC = ^t RC (MIN)			640	600	560	mA	3, 18, 19, 30
STANDBY CURRENT: Power-Down Mode; All device banks idle; CKE = LOW			8	8	8	mA	30
STANDBY CURRENT: Active Mode; CKE = HIGH; CS# = HIGH; All device banks active after ^t RCD met; No accesses in progress			200	200	160	mA	3, 12, 19, 30
OPERATING CURRENT: Burst Mode; Con READ or WRITE; All device banks active	tinuous burst;	IDD4	660	600	560	mA	3, 18, 19, 30
AUTO REFRESH CURRENT	^t RFC = ^t RFC (MIN)	IDD5	1,320	1,240	1,080	mA	3, 12,
CS# = HIGH; CKE = HIGH t RFC = 15.6 μ s		IDD6	12	12	12	mA	18, 19, 30, 31
SELF REFRESH CURRENT: CKE ≤ 0.2V	Standard	lod7	8	8	8	mΑ	4
	Low Power	IDD7	4	4	4	mA	

^{*}DRAM components only.

IDD SPECIFICATIONS AND CONDITIONS*: 128MB MODULE

(Notes: 1, 6, 11, 13; notes appear following parameter tables) $(VDD, VDDQ = +3.3V \pm 0.3V)$

(VDD, VDDQ = +5.5V ±0.5V)							
PARAMETER/CONDITION	SYMBOL	-13E	-133	-10E	UNITS	NOTES	
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; ^t RC = ^t RC (MIN)			540	500	500	mA	3, 18, 19, 30
STANDBY CURRENT: Power-Down Mode; All device banks idle; CKE = LOW			8	8	8	mA	30
STANDBY CURRENT: Active Mode; CKE = HIGH; CS# = HIGH; All device ban No accesses in progress	IDD3	160	160	160	mA	3, 12, 19, 30	
OPERATING CURRENT: Burst Mode; Con READ or WRITE; All device banks active	-	IDD4	540	540	540	mA	3, 18, 19, 30
AUTO REFRESH CURRENT	^t RFC = ^t RFC (MIN)	IDD5	1,140	1,080	1,080	mA	3, 12,
CS# = HIGH; CKE = HIGH	H ^t RFC = 7.81 μs		14	14	14	mA	18, 19, 30, 31
SELF REFRESH CURRENT: CKE ≤ 0.2V	H CURRENT: CKE ≤ 0.2V Standard		10	10	10	mA	4
	Low Power	IDD7	6	6	6	mA	

^{*}DRAM components only.



CAPACITANCE (64MB, 128MB)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Capacitance: A0-A12, BA0, BA1, RAS#, CAS#, WE#, S0#, CKE0	C ₁ 1	10	15.2	pF
Input Capacitance: CK0	Cı2	10	14	рF
Input Capacitance: DQMB0-DQMB7	C ₁₅	2.5	3.8	рF
Input/Output Capacitance: SCL, SA0-SA2, SDA	Cı6	-	10	рF
Input/Output Capacitance: DQ0-DQ63	Cıo	4	6	pF

NOTE: This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz, $T_A = 25$ °C; pin under test biased at 1.4V.



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS*

(Notes: 5, 6, 8, 9, 11; notes appear following parameter tables)

AC CHARACTERISTICS			-1	3E	-1	33	-1	0E		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from	CL = 3	tAC(3)		5.4		5.4		6	ns	27
CLK (pos. edge)	CL = 2	tAC(2)		5.4		6		6	ns	
Address hold time		^t AH	0.8		0.8		1		ns	
Address setup time		^t AS	1.5		1.5		2		ns	
CLK high-level width		^t CH	2.5		2.5		3		ns	
CLK low-level width		^t CL	2.5		2.5		3		ns	
Clock cycle time	CL = 3	tCK(3)	7		7.5		8		ns	23
	CL = 2	tCK(2)	7.5		10		10		ns	23
CKE hold time		^t CKH	0.8		0.8		1		ns	
CKE setup time		^t CKS	1.5		1.5		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold	l time	^t CMH	0.8		0.8		1		ns	
CS#, RAS#, CAS#, WE#, DQM setu	p time	^t CMS	1.5		1.5		2		ns	
Data-in hold time		^t DH	0.8		0.8		1		ns	
Data-in setup time		^t DS	1.5		1.5		2		ns	
Data-out high-impedance time	CL = 3	tHZ(3)		5.4		5.4		6	ns	10
	CL = 2 (64MB)	tHZ(2)		5.4		6		6	ns	10
	CL = 2 (128MB)	tHZ(2)		5.4		6		7	ns	10
Data-out low-impedance time		t _{LZ}	1		1		1		ns	
Data-out hold time (load)		t _{OH}	3		3		3		ns	
Data-out hold time (no load)		tOH _N	1.8		1.8		1.8		ns	28
ACTIVE to PRECHARGE command		tRAS	37	120,000	44	120,000	50	120,000	ns	29
ACTIVE to ACTIVE command period	od	^t RC	60	120,000	66	120,000	70	,	ns	
ACTIVE to READ or WRITE delay	<u> </u>	^t RCD	15		20		20		ns	
Refresh period		tREF		64		64		64	ms	
AUTO REFRESH period		t _{RFC}	66		66		70		ns	
PRECHARGE command period		^t RP	15		20		20		ns	
ACTIVE bank a to ACTIVE bank b	command	^t RRD	14		15		20		ns	
Transition time		^t T	0.3	1.2	0.3	1.2	0.3	1.2	ns	7
WRITE recovery time		^t WR	1 CLK + 7ns		1 CLK + 7.5ns		1 CLK + 7ns		ns	24
			14		15		15		ns	25
Exit SELF REFRESH to ACTIVE com	mand	tXSR	67		75		80		ns	20

^{*}Module AC timing parameters comply with PC133 Design Specs, based on component parameters.



AC FUNCTIONAL CHARACTERISTICS


(Notes: 5, 6, 7, 8, 9, 11; notes appear following parameter tables)

PARAMETER		SYMBOL	-13E	-133	-10E	UNITS	NOTES
READ/WRITE command to READ/WRITE command	^t CCD	1	1	1	^t CK	17	
CKE to clock disable or power-down entry mode		^t CKED	1	1	1	^t CK	14
CKE to clock enable or power-down exit setup mode		^t PED	1	1	1	^t CK	14
DQM to input data delay		^t DQD	0	0	0	^t CK	17
DQM to data mask during WRITEs		^t DQM	0	0	0	^t CK	17
DQM to data high-impedance during READs		^t DQZ	2	2	2	^t CK	17
WRITE command to input data delay		tDWD	0	0	0	^t CK	17
Data-in to ACTIVE command		^t DAL	4	5	4	^t CK	15, 21
Data-in to PRECHARGE command		^t DPL	2	2	2	^t CK	16, 21
Last data-in to burst STOP command		^t BDL	1	1	1	^t CK	17
Last data-in to new READ/WRITE command		^t CDL	1	1	1	^t CK	17
Last data-in to PRECHARGE command			2	2	2	^t CK	16, 21
LOAD MODE REGISTER command to ACTIVE or REFRESH command		^t MRD	2	2	2	^t CK	26
Data-out to high-impedance from PRECHARGE command	CL = 3	tROH(3)	3	3	3	^t CK	17
	CL = 2	tROH(2)	2	2	2	^t CK	17

64MB, 128MB (x64) 144-PIN SDRAM MICRO DIMM

NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz, $T_A = 25^{\circ}\text{C}$; pin under test biased at 1.4V.
- 3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured (0°C \leq T_A \leq +70°C).
- 6. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. Vss and VssQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 7. AC characteristics assume ${}^{t}T = 1$ ns.
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 9. Outputs measured at 1.5V with equivalent load:



- 10. ^tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to Voн or Vol. The last valid data element will meet ^tOH before going High-Z.
- 11. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1 ns, then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the 1.5V crossover point.
- 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid Vih or Vil levels.
- 13. IDD specifications are tested after the device is properly initialized.

- 14. Timing actually specified by ^tCKS; clock(s) specified as a reference only at minimum cycle rate.
- 15. Timing actually specified by ^tWR plus ^tRP; clock(s) specified as a reference only at minimum cycle rate.
- 16. Timing actually specified by ^tWR.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 18. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 19. Address transitions average one transition every two clocks.
- 20. CLK must be toggled a minimum of two times during this period.
- 21. Based on ${}^{t}CK = 10$ ns for -10E, and ${}^{t}CK = 7.5$ ns for -133 and -13E.
- 22. VIH overshoot: VIH (MAX) = VDDQ + 2V for a pulse width \leq 3ns, and the pulse width cannot be greater than one third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width \leq 3ns.
- 23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including tWR, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 24. Auto precharge mode only. The precharge timing budget (^tRP) begins 7ns for -13E; 7.5ns for -133 and 7ns for -10E after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
- 25. Precharge mode only.
- 26. JEDEC and PC100 specify three clocks.
- 27. ^tAC for -133/-13E at CL = 3 with no load is 4.6ns and is guaranteed by design.
- 28. Parameter guaranteed by design.
- 29. The value of ${}^{t}RAS$ in -13E speed grade module SPDs is calculated from ${}^{t}RC$ ${}^{t}RP$ = 45ns.
- 30. For -10E, CL= 2 and ${}^{t}CK$ = 10ns; for -133, CL = 3 and ${}^{t}CK$ = 7.5ns; for -13E, CL = 2 and ${}^{t}CK$ = 7.5ns.
- 31. CKE is HIGH during refresh command period ^tRFC (MIN) else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value.



SPD CLOCK AND DATA CONVENTIONS

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

SPD START CONDITION

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD STOP CONDITION

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eightbit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledgeis not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.




Figure 3
Acknowledge Response From Receiver



EEPROM Device Select Code

(The most significant bit (b7) is sent first)


	Device Type Identifier			Chip Enable			RW	
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	E2	E1	E0	R₩
Protection Register Select Code	0	1	1	0	E2	E1	E0	R₩

EEPROM Operating Modes

$$(X = V_{IH} \text{ or } V_{IL})$$

MODE	RW Bit	W C¹	BYTES	Initial Sequence
Current Address Read	1	Х	1	Start, Device Select, $R\overline{W} = 1$
Random Address Read	0	Х	1	Start, Device Select, $R\overline{W} = 0$, Address
	1	Х]	reSTART, Device Select, $R\overline{W} = 1$
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V _{IL}	1	START, Device Select, $R\overline{W} = 0$
Page Write	0	V _{IL}	≤ 16	START, Device Select, RW = 0

SPD EEPROM TIMING DIAGRAM



SERIAL PRESENCE-DETECT EEPROM TIMING PARAMETERS

SYMBOL	MIN	MAX	UNITS
^t AA	0.3	3.5	μs
^t BUF	4.7		μs
^t DH	300		ns
^t F		300	ns
tHD:DAT	0		μs
tHD:STA	4		μs

SYMBOL	MIN	MAX	UNITS
tHIGH	4		μs
^t LOW	4.7		μs
^t R		1	μs
tSU:DAT	250		ns
tSU:STA	4.7		μs
tSU:STO	4.7		μs



SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

(Notes: 1) ($VDD = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	VDD	3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	Vih	VDD x 0.7	VDD + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	VDD x 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	_	0.4	V
INPUT LEAKAGE CURRENT: VIN = GND to VDD	lu	_	10	μΑ
OUTPUT LEAKAGE CURRENT: Vout = GND to Vdd	ILO	_	10	μΑ
STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = GND or 3.3V +10%	Isb	_	30	μΑ
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	ldd	_	2	mA

SERIAL PRESENCE-DETECT EEPROM AC OPERATING CONDITIONS

(Notes: 1) $(V_{DD} = +3.3V \pm 0.3V)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	^t AA	0.3	3.5	μs	
Time the bus must be free before a new transition can start	^t BUF	4.7		μs	
Data-out hold time	^t DH	300		ns	
SDA and SCL fall time	t _F		300	ns	
Data-in hold time	tHD:DAT	0		μs	
Start condition hold time	tHD:STA	4		μs	
Clock HIGH period	tHIGH	4		μs	
Noise suppression time constant at SCL, SDA inputs	t _l		100	ns	
Clock LOW period	tLOW	4.7		μs	
SDA and SCL rise time	^t R		1	μs	
SCL clock frequency	^t SCL		100	KHz	
Data-in setup time	tSU:DAT	250		ns	
Start condition setup time	^t SU:STA	4.7		μs	
Stop condition setup time	^t SU:STO	4.7		μs	
WRITE cycle time	^t WRC		10	ms	2

NOTE: 1. All voltages referenced to Vss.

2. Timing actually specified by tWR.



SERIAL PRESENCE-DETECT MATRIX

(Note: 1)

BYTE	DESCRIPTION	ENTRY (VERSION)	MT4LSDT864(L)W	MT4LSDT1664(L)W
0	NUMBER OF BYTES USED BY MICRON	128	80	80
1	TOTAL NUMBER OF SPD MEMORY BYTES	256	08	08
2	MEMORY TYPE	SDRAM	04	04
3	NUMBER OF ROW ADDRESSES	12 or 13	0C	0D
4	NUMBER OF COLUMN ADDRESSES	8	08	08
5	NUMBER OF MODULE BANKS	1	01	01
6	MODULE DATA WIDTH	64	40	40
7	MODULE DATA WIDTH (continued)	0	00	00
8	MODULE VOLTAGE INTERFACE LEVELS	LVTTL	01	01
9	SDRAM CYCLE TIME, [†] CK	7 (-13E)	70	70
	(CAS LATENCY = 3)	7.5 (-133)	75	75
	(8 (-10E)	80	80
10	SDRAM ACCESS FROM CLK, ^t AC	5.4 (-13E/-133)	54	54
	(CAS LATENCY = 3)	6 (-10E)	60	60
11	MODULE CONFIGURATION TYPE	NONPARITY	00	00
12	REFRESH RATE/TYPE	15.6µs or 7.81µs/SELF	80	82
13	SDRAM WIDTH (PRIMARY SDRAM)	16	10	10
14	ERROR-CHECKING SDRAM DATA WIDTH	NONE	00	00
15	MINIMUM CLOCK DELAY FROM BACK-TO-BACK		01	01
	RANDOM COLUMN ADDRESSES, ^t CCD			
16	BURST LENGTHS SUPPORTED	1, 2, 4, 8, PAGE	8F	8F
17	NUMBER OF BANKS ON SDRAM DEVICE	4	04	04
18	CAS LATENCIES SUPPORTED	2, 3	06	06
19	CS LATENCY	0	01	01
20	WE LATENCY	0	01	01
21	SDRAM MODULE ATTRIBUTES	UNBUFFERED	00	00
22	SDRAM DEVICE ATTRIBUTES: GENERAL	0E	0E	0E
23	SDRAM CYCLE TIME , ^t CK	7.5 (13E)	75	75
	(CAS LATENCY = 2)	10 (-133/-10E)	A0	A0
24	SDRAM ACCESS FROM CLK, ^t AC	54 (-13E)	54	54
	(CAS LATENCY = 2)	6 (-133/-10E)	60	60
25	SDRAM CYCLE TIME, ^t CK		00	00
	(CAS LATENCY = 1)			
26	SDRAM ACCESS FROM CLK, ^t AC		00	00
	(CAS LATENCY = 1)			
27	MINIMUM ROW PRECHARGE TIME, ^t RP	15 (-13E)	0F	0F
		20 (-133/-10E)	14	14
28	MINIMUM ROW ACTIVE TO ROW ACTIVE, ^t RRD	14 (-13E)	0E	0E
		15 (-133)	0F	0F
		20 (-10E)	14	14
29	MINIMUM RAS# TO CAS# DELAY, ^t RCD	15 (-13E)	0F	0F
		20 (-133/-10E)	14	14
30	MINIMUM RAS# PULSE WIDTH, ^t RAS	45 (-13E)	2D	2D
	(Note 2)	44 (133)	2C	2C
		50 (-10E)	32	32

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."

2. The value of 'RAS used for -13E modules is calculated from 'RC - 'RP. Acutal device spec. value is 37ns.



SERIAL PRESENCE-DETECT MATRIX (continued)

(Note: 1, 2)


BYTE	DESCRIPTION	ENTRY (VERSION)	MT4LSDT864(L)W	MT4LSDT1664(L)W
31	MODULE BANK DENSITY	64MB or 128MB	10	20
32	COMMAND AND ADDRESS SETUP TIME, ^t AS,	1.5 (-13E/-133)	15	15
	^t CMS	2 (-10E)	20	20
33	COMMAND AND ADDRESS HOLD TIME, ^t AH,	0.8 (-13E/-133)	08	08
	^t CMH	1 (-10E)	10	10
34	DATA SIGNAL INPUT SETUP TIME, ^t DS	1.5 (-13E/-133)	15	15
		2 (-10E)	20	20
35	DATA SIGNAL INPUT HOLD TIME, ^t DH	0.8 (-13E/-133)	08	08
		1 (-10E)	10	10
36-61	RESERVED		00	00
62	SPD REVISION	REV. 1.2	12	12
63	CHECKSUM FOR BYTES 0-62	(-13E)	5F	72
		(-133)	A5	B8
		(-10E)	ED	00
64	MANUFACTURER'S JEDEC ID CODE	MICRON	2C	2C
65-71	MANUFACTURER'S JEDEC ID CODE (CONT.)		FF	FF
72	MANUFACTURING LOCATION		01	01
			02	02
			03 04	03
			04 05	04 05
			06	06
73-90	MODULE PART NUMBER (ASCII)		XX	XX
91	PCB IDENTIFICATION CODE		01	01
			02	02
			03	03
			04	04
92	IDENTIFICATION CODE (CONT.)	0	00	00
93	YEAR OF MANUFACTURE IN BCD		XX	XX
94	WEEK OF MANUFACTURE IN BCD		XX	XX
95-98	MODULE SERIAL NUMBER		XX	XX
99-125	MANUFACTURER-SPECIFIC DATA (RSVD)			
126	SYSTEM FREQUENCY	100 MHz (-13E/-133/-10E)	64	64
127	SDRAM COMPONENT & CLOCK DETAIL		8F	8F


NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."

2. x = Variable Data.



144-PIN MICRODIMM







8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.